Updated git submodules
authorVratko Polak <vrpolak@cisco.com>
Fri, 14 Oct 2016 14:18:36 +0000 (16:18 +0200)
committerGerrit Code Review <gerrit@opendaylight.org>
Fri, 14 Oct 2016 14:35:56 +0000 (14:35 +0000)
Project: releng/builder master b25fab3b6ffe33665bda35905cb4a7f5361ebe43

Prevent merge jobs from voting Verify

Change-Id: Ib5e00ee31fb389f2d404b9f2ffa489b03d5a63b6
Signed-off-by: Vratko Polak <vrpolak@cisco.com>
docs/submodules/releng/builder

index 015ffd684f222b24fb79ce5282e579e7cb688362..b25fab3b6ffe33665bda35905cb4a7f5361ebe43 160000 (submodule)
@@ -1 +1 @@
-Subproject commit 015ffd684f222b24fb79ce5282e579e7cb688362
+Subproject commit b25fab3b6ffe33665bda35905cb4a7f5361ebe43