Code Review / transportpce.git / commit
? search:
summary | shortlog | log | commit | commitdiff | review | tree
(parent: 8b7182b) | patch
Bug correction in LogicalConnectionPoint naming 45/73545/7
authorGilles Thouenon <gilles.thouenon@orange.com>
Wed, 7 Feb 2018 14:33:15 +0000 (15:33 +0100)
committerguillaume.lambert <guillaume.lambert@orange.com>
Wed, 18 Jul 2018 12:18:08 +0000 (14:18 +0200)
commit1585b3f3e83efb1e9467d14dc8414eb3f8c08c97
tree62bdedcf74ca34626aa1a0fba3939813cd7b62ectree | snapshot
parent8b7182b4c9206bcde2668e4c8c873c092eb78787commit | diff
Bug correction in LogicalConnectionPoint naming

insert if not found, the SRG number into the logical connection point
name during the portmapping creation.

Change-Id: I979dac8100a17c122cf73f2e77403a4df19a03db
Signed-off-by: Gilles Thouenon <gilles.thouenon@orange.com>
Co-authored-by: Christophe Betoule <christophe.betoule@orange.com>
renderer/src/main/java/org/opendaylight/transportpce/renderer/mapping/PortMapping.java diff | blob | history
Repository for Transport PCE project.