BUG-835 Reserve ports should be logical ports - part2 74/8374/1
[controller.git] / opendaylight / archetypes /
drwxr-xr-x   ..
drwxr-xr-x - odl-model-project
-rw-r--r-- 1655 pom.xml