Code Review / controller.git / commit
? search:
summary | shortlog | log | commit | commitdiff | review | tree
(parent: 9d7a339) | patch
BUG-272: Fix module whitespace 18/7818/3
authorRobert Varga <rovarga@cisco.com>
Sun, 8 Jun 2014 18:38:17 +0000 (20:38 +0200)
committerRobert Varga <rovarga@cisco.com>
Thu, 12 Jun 2014 21:40:29 +0000 (21:40 +0000)
commita7842184fd72e91ae17c561a444d87aac5e94a4f
treece2e11adf4fbdef094f8881575cf81243e801ff9tree | snapshot
parent9d7a3392097e4c4a648327f77d7ca1a6aaf1b410commit | diff
BUG-272: Fix module whitespace

This patch fixes yang module whitespace to make the structure clear.

Change-Id: I05442cff873b31a2e68f010c630a4b3da2f5c0c3
Signed-off-by: Robert Varga <rovarga@cisco.com>
opendaylight/md-sal/sal-rest-connector/src/test/resources/cnsn-to-xml/yang/basic-module.yang diff | blob | history
OpenDaylight controller