Code Review / controller.git / commit
? search:
summary | shortlog | log | commit | commitdiff | review | tree
(parent: 80aa861) | patch
BUG-835 Reserve ports should be logical ports - part2 74/8374/1
authorMichal Rehak <mirehak@cisco.com>
Thu, 26 Jun 2014 14:54:31 +0000 (16:54 +0200)
committerMichal Rehak <mirehak@cisco.com>
Thu, 26 Jun 2014 14:54:31 +0000 (16:54 +0200)
commit619aea07466f14d0343ee9eb162d886289562b25
tree9f671ef7c14933a3fd8bb626318d136d88f77444tree | snapshot
parent80aa861b74f7b0b3574f0962cdb45740ff71946ccommit | diff
BUG-835 Reserve ports should be logical ports - part2

- fixed unit tests

Change-Id: I10bd053fb70c5dfe198d171202b0a7bd7f70ef06
Signed-off-by: Michal Rehak <mirehak@cisco.com>
opendaylight/md-sal/compatibility/sal-compatibility/src/test/java/org/opendaylight/controller/sal/compatibility/test/NodeMappingTest.java diff | blob | history
OpenDaylight controller